and a voltage-controlled oscillator (VCO) or current-controlled oscillator [1] . The PLL may also include frequency dividers and mixers when used in synthesizing frequency applications [2] , [3] . The low-pass filter is required to ensure the stability and to determine the bandwidth of the PLL by filtering the PFD output signal. Usually, the low-pass filter is not integrated but implemented externally with discrete components in order to minimize the area of the integrated PLL. To overcome these design constraints and to allow the circuit to be fully integrated with an acceptable die area, we propose, in the present paper, a new frequency-locked loop (FLL) similar to a PLL in the way that it generates an output signal which tracks an input reference signal [4] , [5] . However, in this case, the output signal is synchronized only in frequency with the input signal and not in phase, therefore, the locking time of this FLL would be very short. The proposed FLL is based on a new architecture that does not require the use of the phase detector, the charge pump nor the low-pass filter. The FLL principle operation is based on frequency comparison instead of phase comparison and where frequency comparison is completed by combining two frequency-to-voltage converters (FVCs) and an operational amplifier (opamp). Since the FLL is to be totally integrated with other analog and digital blocks in the same die, the FVCs are used to perform the frequency comparison. They should not be complex in order to keep the total area of the FLL short. In this direction, we propose a simple and fast FVC that requires a small integrated area [6] . The architecture of this FVC is built upon the charge redistribution principle based on switching capacitors, and requires control signals that are derived from its input signal.
The remainder of this paper covers the description and the operation of the proposed FLL and its different building blocks in Section II. In Sections III and IV, we outline the design steps of the FLL and the simulation and measurement results. In Section V, a second version of an offset-free FLL is discussed. This will be followed by Section VI, where we describe several applications of the FLL. Finally, we conclude in Section VII.
II. NEW FUNCTIONS AND TECHNIQUES
The proposed FLL is mainly a negative feedback circuit and is composed of two FVCs, a VCO, an opamp, and two frequency dividers per and per (Fig. 1) . The feedback loop is composed of the divider per , the FVC FVC2, the opamp and the VCO. The dividers per and are optional, but their use can improve the performance of the FLL as will be shown later. The 1057-7130/01$10.00 ©2001 IEEE operation of the circuit is described as follows. First, the frequency of the input reference signal is divided by and converted to a voltage by the FVC1. In the same way, the VCO oscillating frequency is divided by and converted to a voltage by the FVC2. The difference between and is then amplified by the high-gain opamp and the resulting output voltage is employed to control the output frequency of the VCO. Since and correspond to and respectively, the FVC1 and FVC2 together with the opamp act as an analog frequency comparator. Depending on the voltage difference between and , the opamp output voltage will increase or decrease the VCO oscillating frequency until the voltage becomes equal to the voltage . At the time when reaches , the output voltage ceases to vary and keeps the VCO oscillating at a constant frequency. Of course, as in any negative feedback system, the stability of the proposed design is carefully realized by the proper compensation of the opamp feedback loop in order for the design to work properly.
From Fig. 1 , the opamp output voltage which represents the control voltage of the VCO can be expressed by (1) with (2) where , and are the gains of the opamp, the VCO, and the FVC2, respectively.
If the dc gain of the opamp is very high, (1) can be simplified to lead to If of (4) is replaced by the expression given by (5), we obtain the expression of in term of the input reference frequency , that is,
If the converters FVC1 and FVC2 exhibit the same characteristics (if their components are matched: ), the VCO oscillating frequency will be related to the input reference frequency by
In the case where and are equal, will be equal to . It is important to note that the FVC used here acts as an inverting amplifier (e.g., its output decreases when its input increases and vice versa), therefore, the right opamp connection should be carefully considered. It follows that, in the phase space, the action of the feedback branch composed by the VCO, the FVC2 and the divider by can be characterized by inverting amplifier. In these conditions, the transient behavior of the FLL feedback loop will be mainly predominated by the opamp characteristics. Therefore, the stability of the FLL circuit could be simply realized by Miller compensation of the opamp as verified by Hspice simulation. This is an interesting feature since in this case we do not use a low-pass filter as in the case of a conventional PLL. 
A. FVC
The FVC used in the FLL is presented in Fig. 2 as the input reference signal, but, with narrow pulsewidths that are equal, respectively, to the time required to discharge capacitor and the time required to accomplish the charge redistribution operation between and . The pulsewidth of could be evaluated using the time constant given by times the ON resistor of transistor M4, whereas the pulsewidth of could be evaluated using the time constant given by times the ON resistor of transistor Mn2 [ Fig. 2(a) ]. In the presented design, the pulsewidths of and are approximately equal to 2 ns each. Transistors Mp1 and Mn1 are controlled directly by the input signal, and are turned ON and OFF alternatively at the rate of the input signal frequency. The FVC uses, in a first step, the two signals ( and ) together with the reference signal to charge the capacitor by the constant current during one-half period of the input waveform. Then, in a second step, the initial charge of and the accumulated charge of are equally redistributed in order to produce the output voltage that will be held by capacitor . The detailed operation of this proposed FVC is presented in the following. During the half period where the input signal is at its low level, transistor Mp1 is turned ON while Mn1, Mn2, and Mn3 are OFF, therefore, capacitor will be charged by the constant current during the time When the input signal switches to its high level, transistor Mp1 is turned OFF and Mn1 is turned ON, therefore, capacitor ceases charging and is isolated from the rest of the circuit.
Since accumulated charge of capacitor is the charge integrated during the time which is equal to half of the period of the input signal , the total charge of is then directly proportional to the half period of the input waveform. This charge should be then transferred to capacitor to be stored as an indication of the input frequency which is accomplished in the following way: just after capacitor is isolated from the rest of the circuit, signal goes to its high level for the short period and turns ON transistor Mn3. Meanwhile, since Mp1 and Mn2 are OFF, the charge stored in capacitor and the initial charge stored in capacitor are then distributed equally between these two capacitors [ Fig. 3(b) ]. It is important to note that transistor Mn4 with drain and source short connected acts as a dummy switch and its main purpose is to minimize the voltage errors associated with charge injection effect when the transistor Mn3 is alternatively turned ON and OFF. Once the charge distribution of and is completed, transistor Mn3 is turned OFF, therefore, capacitor is isolated from the rest of the circuit and holds its charge safely during the second half period of the input signal [ Fig Equation (8) shows that the FVC output voltage is inversely proportional to the frequency of the input waveform which could be understood as an inversion in the phase plan.
Referring to (8), the minimum and the maximum limits of the frequency operating range of the FVC can be fixed by the charging current , the value of capacitor , and the minimum and the maximum values of the output voltage. These limits are given by In order to determine the time response of this FVC, we need to find the expression that relates the electrical charges of and , which is similar to the expression that relates the output voltage and the voltage of capacitor . If the frequency of the input signal is constant and capacitors and are equal, then the output voltage will progress in time in the following way. After the first period, is equal to the half of (this is the result of the charge redistribution between and ). Similarly, after the second period, will be increased by the quarter of (the half of the difference between and ), and after the third period will be increased by the eighth of and so on. This progression can be expressed by the following equation:
Here, is an integer and is equal to the total number of cycles of the input signal corresponding to the time over which we would express the output voltage . Equation (11) can be simplified and arranged to lead to (12) Using (12), the absolute error corresponding to the difference between and can be expressed by
By examining the expression given by (13), it is obvious that to minimize the error , should be very large, but, in fact, a small value of leads to acceptable results. As an example, for , is less then 1% and for , is approximately equal to 0.4%. If we consider that corresponding to is acceptable, then the time response of the proposed converter could be approximated by (14) where is the frequency of the input signal.
Finally, in order for this circuit to operate properly, the maximum frequency should be selected to respect the following relation:
If and are set, for example, to 2 ns each, then from (15), the maximum frequency limit of this FVC would be equal to 100 MHz. Here, and are determined respectively by the time required to discharge capacitor and the time required to accomplish the charge redistribution operation between and . One way to overcome this FVC maximum frequency limit and allow the circuit to operate at higher frequencies, is to insert a frequency divider at the input of the FVC. As an example, a division by 2 will push the maximum frequency limit to 200 MHz, a division by 4 will push it to 400 MHz, and so on. Following this, the presence of the dividers by and by in the FLL circuit of Fig. 1 is justified. 
B. VCO
The schematic of the proposed VCO is presented in Fig. 4(a) . It is a differential ring oscillator composed of five delay cells [ Fig. 4(b) ], an output buffer, and an enable circuit. The enable circuit is composed of two transmission gates Tr1 and Tr2, four transistors Ms1-Ms4, and an inverter I1. This circuit is useful for testing purposes and for saving power when the FLL is not used (e.g., in the idle mode). The output buffer is necessary to isolate the VCO from the other sub-blocks that require the VCO outputs and to provide enough power to drive high-capacitive loads without disturbing the VCO operation. Since this buffer changes the load capacitance of the last delay cell of the VCO, the delay of this cell would be different from the other delay Fig. 4(a) ]. Here, each transistor has the same size as the input transistors of the output buffer and with the drain and source tied together to the power supply.
The schematic of the basic differential delay cell of this VCO is presented in Fig. 4(b) . It is composed of two starved crosscoupled CMOS inverters that are in the opposite states permanently and share the same source and sink currents that are used to control the delay of this stage. Since the capacitances of the output nodes of each delay cell are charged by equal currents (the sink and the source currents), the VCO based on this delay cell produces balanced output waveforms. Moreover, this architecture shows no static power loss, and the only losses are those attributed to the dynamic power consumption caused by the charge and the discharge of the parasitic capacitances associated with the output nodes. The sink and the source currents of each delay cell of the VCO are determined by the bias voltages and which are generated by the circuit of Fig. 4(c) . The operation of this circuit is described by the following: transistors Mp1 and Mp2 form a voltage follower with the Mp2 acting as a load that limits the current flowing through these two transistors. The aim of this follower is to shift up the input voltage by a dc voltage equal to (the threshold of the transistor Mp1). This is necessary to allow the circuit to operate over a wide range of the control voltage especially when this voltage is very low. Transistors Mn1 and Mn2 operate in their linear region and act as resistors with the resistor of Mn2 being controlled by the voltage . Therefore, the current developed in this branch is determined or controlled by the voltage which is simply equal to the input voltage plus . The same current is mirrored and used to control the delay of the differential inverter stage.
In order to achieve this task, we need to generate the desired bias voltages and of this inverter. These bias voltages are simply generated by the current mirrors composed of the transistors Mp3-Mp4 and Mn3-Mn4. To improve the high-frequency response of this biasing circuit, we added two capacitors ( and ) of 1 pF each that stabilize the bias voltages and .These two capacitors together with the impedances seen at the nodes and act as low-pass filters, therefore, they eliminate or filter out the high-frequency transient components that could be coupled from the VCO.
C. Opamp
The opamp used in our application is reported in Fig. 5 . It is a folded cascode CMOS opamp with an input stage made of p-channel MOS transistors. Its biasing current is fixed by the bias voltages , , , and . These bias voltages are generated by the bias circuit of Fig. 6 . This opamp has a wide common mode range and presents the following characteristics: a dc gain of 109 dB, a phase margin of 90 , and a bandwidth of 2.2 MHz. The bias circuit of Fig. 6 is a self-biasing voltage reference constructed around high-swing cascode current mirror circuits and a resistor (Rb) that fixes the current source (15. 3 A) of the current mirrors. For this circuit to operate properly, it is important that the width of transistor M3 should be times greater than the width of the transistor M4 where is an integer and, in our application, is fixed to 4. Since this kind of bias circuit presents two stable operating points, one at the desired current (15.3 A) and one at a current equal to zero, it requires a startup circuit that forces the circuit to move to the right operating point once it is powered up. This startup circuit is composed of the transistors Ms1, Ms2, and Ms3 (Fig. 6 ).
III. CIRCUIT IMPLEMENTATION OF THE FLL
To simulate the FLL, we fixed the capacitors and of the FVCs to 5 pF each and the charging current is fixed to 430 A [ Fig. 2(a) ]. The two dividers per and , where , are based on negative edge triggered D flip-flops and are dedicated to increase the maximum frequency limit of the FVC. Moreover, they also serve to transform the input and the output frequencies to balanced signals with 50% of duty cycle. The operating frequency range of the VCO scales from 161 to 256 MHz.
The complete FLL was implemented using the 0.35-m CMOS double polysilicon and three metal process, and its layout is presented in Fig. 7 . The total active area of the circuit is equal to 0.22 mm ( 361 m 593 m). Since this FLL design includes digital and analog parts, its layout was realized with special attention to minimize the noise injection from the digital parts to the analog parts. For this reason, the power and ground lines of the analog and digital parts were separated in the layout of the FLL; these lines would be connected together outside the chip containing the die of the FLL [7] . Also, for the accuracy of the analog parts, multiple matched transistors are used for the input stage of the amplifier and for all the current mirror circuits. This will beneficially reduce the channel length modulation and the process variation effects.
IV. SIMULATION AND EXPERIMENTAL RESULTS
In this section, we present the Hspice simulation results of the FLL and its various blocks implemented in a 0.35-m CMOS. Fig. 8 illustrates the open-loop ac characteristics of the opamp of Fig. 5 used in this application. The dc gain, the phase margin, and the unity gain bandwidth of this opamp are equal to 109 dB, 90 and 2.2 MHz, respectively. In Fig. 9 , we depict the FVC control signals and and the output voltage corresponding to an input square waveform with a period of 12 ns. From these results and as described previously, it is clear that the FVC output voltage reaches its final value after 8 cycles of the input waveform.
Simulation results of the complete FLL show that the circuit is stable and very fast. To highlight the large transient behavior of the FLL and to test its tracking ability, the FLL was simulated with an input reference frequency that changes from 171 to 230 MHz. The results of this simulation are depicted in Fig. 10 , where we present the variation of the different control that corresponds to the reference frequency , the output of the FVC2 that corresponds to the VCO oscillating frequency , and the output of the opamp used to control the VCO frequency. These results prove the stability and the capacity of the FLL to correctly track the changes associated to the frequency of the input signal. From Fig. 10 , the time required for the FLL to adjust the frequency of output signal to a change in the frequency of the input signal from 171 to 230 MHz is less than 2 s. A functional test of five samples of a first version of this FLL shown in Fig. 7 proves that the proposed FLL operates correctly as expected. Experimental results of the tested chips show that the FLL has a frequency dynamic range (196-248 MHz) a little bit smaller than the frequency range obtained from Hspice simulation (161-256 MHz).
V. FLL OFFSET CANCELLATION
Since the proposed FLL uses two separate FVCs that could show some mismatches because of the bad tolerance of their integrated elements, the FLL performance will be deteriorated in such case. Indeed, any mismatch between the elements of both the FVCs will be directly reflected as a frequency offset in the FLL oscillating frequency. The major causes of this offset are mismatches between the charging currents of the FVCs, and the capacitors of the FVC1 and FVC2. Since the mismatch between integrated current sources could be kept very small by using wide-swing or cascoded current sources and current mirrors, the offset caused by the FVC charging currents is not too critical and it could be neglected. On the other hand, the offset caused by the mismatch of the FVCs capacitors is critical because the tolerance of integrated capacitors could be as high as 30%, therefore, this kind of mismatch could not be neglected. Fortunately, it is possible to completely eliminate the offset resulted from any mismatch between the two FVCs by using the proposed circuit of Fig. 11(a) . The new circuit is intended to replace the two FVCs used in the FLL of Fig. 1 and is controlled by the signals generated by the circuit of Fig. 11(b) . In this configuration, both FVCs share the same charging current source and the same integrating capacitor , therefore, this circuit can be considered as offset free. Capacitors and serve only as storage elements and are used to hold the converted voltages corresponding to the reference frequency and oscillating frequencies of the FLL, therefore, their mismatch does not induce any offset.
The mismatch-free FVC circuit converts, alternatively, during one period of time the reference frequency and during another period of time the FLL oscillating frequency . During the period of time the holding capacitor is isolated and the circuit converts a fixed number of cycles of the reference frequency and stores the result in capacitor . In the period of time the holding capacitor is isolated and the circuit converts a number of cycles of the oscillating frequency and stores the result in capacitor . Therefore, it is obvious that the two capacitors and are continually isolated from each other and store adequately the voltages resulting from the conversion of and . The circuit that generates all the needed control signals (the controller) to properly operate this new FVC is shown in Fig. 12 . It is an asynchronous circuit composed mainly of logic gates, two set/reset (SR) latches, a frequency divider , and two delay lines ( 1 ns each). The frequency divider is necessary to determine the two conversion periods and . These two periods are not fixed, but track the FLL reference and oscillating frequencies variation in such a way that contains periods of and contains periods of . The operation of the controller is described here with the help of Figs. 12 and 13. When the divider output changes from 0 to 1, the latch SR2 is reset and its output is forced to stay at 0 the whole time where the signal is equal to 1. Just after this moment, the circuit generates a pulse (the set signal ) which is synchronized with the to set the output of the latch SR1 to 1. During this period of time where both and are equal to 1, the input of the divider per is equal to and the divider output will return to 0 after cycles of . In this case, the signal is equal to 1 during at least cycles of . When the signal returns to 0, the latch SR1 is reset and stays at this state as long as . The pulsewidth of defines the conversion period mentioned previously and is used to generate the signal which contains exactly pulses of . At the same time (when the signal returns to 0) and where the latch SR1 is reset, the circuit operation process is reversed and SR2 latches Q2 that defines the time conversion period . Since, in this case is equal to 0, the input of the divider by is equal to and, consequently, its output will return to 1 after cycles of . In this case, the signal is equal to 0 during atleast cycles of . It follows that the signal generated during the conversion period will contain exactly pulses of . The switch control signals , , and of the FVC are then derived from the signals F1, F2, and F3 where F3 is generated from F1 and F2 using an AND gate. In Fig. 13 , an Hspice simulation illustrates the control signals F1, F2, and F3 generated by this controller when and are different.
VI. FLL APPLICATIONS
One of the numerous interesting applications of the proposed design is a high-precision VCO. This can be achieved by removing the divider and the frequency-to-voltage FVC1 (Fig. 1) and applying an input control voltage directly at the node instead of an input reference frequency. In this case, the VCO will be less sensitive to the power supply noise, since its oscillating frequency will be stabilized by the feedback action in such a way that is equal to . Moreover, the transfer characteristics of this VCO are determined by the FVC FVC2, whereas its frequency dynamic range is fixed by that of the internal VCO. In these conditions, the output frequency can be determined using the transfer function of the FVC2.
Another interesting application of the FLL is its use as a continuous-frequency synthesizer by keeping the charging current of the FVC that converts constant and replacing the charging current of the FVC that converts by a programmable current source. To get a clear insight of this, we suppose that the two dividers of the FLL are equal and the capacitors of the two FVCs are also equal. In such case, it follows from (6) and (8) that the FLL oscillating frequency can be expressed by
Therefore, it is now clear that by programming we can achieve frequency division and multiplication with fractional capabilities and without the use of binary dividers.
VII. CONCLUSION
In this paper, we have presented a new architecture of a CMOS fully integrated FLL design. The new approach is based on frequency comparison instead of phase comparison, such as in the case of conventional PLLs. This design is mainly composed of a new FVC, a VCO, and an operational amplifier. The presented FLL does not comprise a low-pass filter employed in the case of a PLL to guarantee its stability, but it is stabilized by the Miller compensation of the opamp. In this application, a capacitor of 12 pF is used to compensate the opamp and is sufficient to stabilize the whole system. Large transient simulation results show that the system is very fast and works over a wide frequency range which is determined (or fixed) by the VCO total delay cells. A version of this circuit was simulated using a 0.35-m CMOS, and the results were reported. In addition, a functional test of five samples of a first version of this FLL proved that the proposed FLL works, as expected from Hspice simulation. The active area of the realized FLL occupies a space of 0.22 mm , which is very small compared to the area of an equivalent PLL. It follows that the present circuit could be integrated in the same die together with many other mixed-signal subsystems.
